

ON-CHIP BUS

This application claims the benefit of U.S. Provisional  
Application No. 60/271,848, filed February 27, 2001 which is hereby  
5 incorporated by reference in its entirety.

Field of the Invention

The present invention relates to a method and/or  
architecture for an on-chip bus generally and, more particularly,  
10 to a method and/or architecture for an on-chip bus fully  
synchronized to a clock.

Background of the Invention

An on-chip bus provides communications among  
15 microprocessors, input/output devices and on-chip devices on an  
integrated circuit. Current on-chip bus standards are either  
proprietary, complex, or both. The complexity is caused in part by  
restrictive input/output requirements chosen to meet all  
anticipated needs. Each master device on the on-chip bus must be  
20 designed to account for all anticipated forms of transfers with

00-315  
1496.00056

various slave devices. Other factors contributing to the complexity are timing requirements that do not synchronize signals to clock edges. Consequently, master and slave devices attached to the on-chip bus must include circuitry that determines when input signals become valid.

### Summary of the Invention

The present invention concerns a bus that may be used in an integrated circuit chip. The bus generally comprises a master interface, a slave interface, and a control logic. The master interface may be configured to (i) receive an early command signal having a predetermined timing relationship to a first clock edge and (ii) present a bus wait signal proximate a second clock edge. The slave interface may be configured to (i) present a command signal a delay after the first clock edge and (ii) receive a slave wait signal. The control logic may be configured to (i) register the early command signal to generate the command signal and (ii) convert the slave wait signal into the bus wait signal.

The objects, features, and advantages of the present invention include providing a method and/or architecture for on-chip buses that may provide for (i) basic transfers with

00-315  
1496.00056

standardized extensions, (ii) back-to-back single cycle transfers,  
(iii) transfers fully synchronous to a clock edge, (iv) simple  
unified timing, (v) burst-type transfers without special protocols,  
and/or (vi) signals that are active with the same polarity, either  
5 high or low.

### Brief Description of the Drawings

These and other objects, features and advantages of the  
present invention will be apparent from the following detailed  
10 description and the appended claims and drawings in which:

FIG. 1 is a block diagram of a preferred embodiment of  
the present invention;

FIG. 2 is a block diagram of a portion of a first  
embodiment of a control logic;

15 FIG. 3 is a block diagram of another portion of the first  
embodiment of the control logic;

FIG. 4 is a block diagram of a portion of a second  
embodiment of the control logic;

FIG. 5 is a timing diagram of an arbitration cycle;

20 FIG. 6 is a timing diagram of a read data transfer type  
transaction with no wait cycles;

00-315  
1496.00056

FIG. 7 is a timing diagram of a read data transfer type transaction having one wait cycle;

FIG. 8 is a timing diagram for a write data transfer type transaction with no wait cycles;

5 FIG. 9 is a timing diagram of a write data transfer type transaction having one wait cycle;

FIG. 10 is a timing diagram of a non-transaction cycle;

FIG. 11 is a timing diagram of a multi-cycle burst transaction;

10 FIG. 12 is a timing diagram of a four-cycle lock transaction;

FIG. 13 is a timing diagram of a direct memory access request with an immediate acknowledge;

15 FIG. 14 is a timing diagram of the direct memory access request with a delayed acknowledge; and

FIG. 15 is a timing diagram of a read transaction from a direct memory access slave.

#### Detailed Description of the Preferred Embodiments

20 Referring to FIG. 1, a block diagram of a bus 100 is shown in accordance with a preferred embodiment of the present

00-315  
1496.00056

invention. The bus 100 is generally referred to as a GO bus in the figures. The bus 100 generally includes a control logic 102. The bus 100 may be used as an on-chip bus.

A master interface 104 may be provided in the bus 100 for communicating with a master device 105. The master interface 104 may be repeated "m" times to accommodate "m" master devices 105a-m (only one shown). Signals presented by the master device 105 to the bus 100 may be indicated by an "<Mm>" prefix, where "m" identifies a particular master device 105m. Signals presented by the bus 100 to the master device 105 may be indicated by a "GO" prefix.

The master interface 104 generally provides input signals to the bus 100 with Early timing. Early timing signals are provided to support an Early slave interface 106A portion of a slave interface 106. An Early timing signal may have a non-random, predetermined timing relationship to a clock edge that is generally valid with a set-up time before and a hold time after a leading edge of a clock cycle (e.g., D-type flip-flop input timing). The leading edge of the clock cycle may be either a rising edge or a falling edge of a clock signal. Arbitration timing signals have early timing but require more set-up time.

00-315  
1496.00056

The master interface 104 generally receives output signals from the bus 100 with Standard timing. A Standard timing signal may have another non-random, predetermined timing relationship to a clock edge that is generally valid with a delay after the leading edge of the clock cycle (e.g., D-type flip-flop output timing plus logic delay). The control logic 102 may contribute to the delay.

An input signal (e.g., <Mm>\_REQ) may be provided at the master interface 104 of the bus 100. The signal <Mm>\_REQ may serve as a request signal with Arbitration timing. The master device 105 may present the signal <Mm>\_REQ in a logical high state (e.g., digital 1) to request access to the bus 100. The master device 105 may present the signal <Mm>\_REQ in a logical low state (e.g., digital 0) when access to the bus 100 is not needed.

An input signal (e.g., <Mm>\_LOCK) may be provided at the master interface 104 of the bus 100. The signal <Mm>\_LOCK may serve as a lock signal with Arbitration timing. The signal <Mm>\_LOCK generally overrides normal bus arbitration to retain control of bus mastership. The master device 105 may present the signal <Mm>\_LOCK in the logical high state to request that bus mastership be locked. The master device 105 may present the signal

00-315  
1496.00056

<Mm>\_LOCK in the logical low state to allow normal arbitration to change the grant of bus mastership.

An output signal (e.g., GO\_GRANT\_<Mm>) may be provided at the master interface 104 of the bus 100. The signal GO\_GRANT\_<Mm> may serve as a grant signal with Arbitration timing. The bus 100 may present the signal GO\_GRANT\_<Mm> in the logical high state to assign bus mastership to the master device 105. The bus 100 may present the signal GO\_GRANT\_<Mm> in the logical low state when not assigning bus mastership to the master device 105. In an alternative embodiment having only one master device 105, the signal GO\_GRANT\_<M1> may be tied to the logical high state always.

An input signal (e.g., <Mm>\_S\_READ) may be provided at the master interface 104 of the bus 100. The signal <Mm>\_S\_READ may serve as a read command signal with Early timing. The master device 105 may present the signal <Mm>\_S\_READ in the logical high state to cause a read data transfer from the slave device 107 to the master device 105. The master device 105 may present the signal <Mm>\_S\_READ in the logical low state when the read data transfer from the slave device 107 to the master device 105 is not required.

Another input signal (e.g., <Mm>\_S\_WRITE) may be provided at the master interface 104 of the bus 100. The signal

00-315  
1496.00056

<Mm>\_S\_WRITE may serve as a write command signal with Early timing. The master device 105 may present the signal <Mm>\_S\_WRITE in the logical high state to cause a write data transfer from the master device 105 to the slave device 107. The master device 105 may present the signal <Mm>\_S\_WRITE in the logical low state when the write data transfer from the master device 105 to the slave device 107 is not required.

An input signal (e.g., <Mm>\_S\_ADDR) may be provided at the master interface 104 of the bus 100. The signal <Mm>\_S\_ADDR may serve as an address signal with Early timing. The master device 105 may present the signal <Mm>\_S\_ADDR to identify an address and/or slave device 107 involved in a read or write data transfer. In a preferred embodiment, the signal <Mm>\_S\_ADDR is generally a 32-bit wide address. Other widths may be used within the present invention to meet the design criteria of a particular implementation.

An input signal (e.g., <Mm>\_S\_BYTE) may be provided at the master interface 104 of the bus 100. The signal <Mm>\_S\_BYTE may serve as a byte select signal with Early timing. The master device 105 may present the signal <Mm>\_S\_BYTE to enable and disable portions of an input signal (e.g., <Mm>\_S\_WRDATA) and an output



00-315  
1496.00056

signal (e.g., GO\_RDDATA). In a preferred embodiment, each bit of the signal <Mm>\_S\_BYTE enables/disables one byte of the signals <Mm>\_S\_WRDATA and GO\_RDDATA. In particular, bits 0, 1, 2 and 3 of the signal <Mm>\_S\_BYTE may enable/disable bits 00 to 07, bits 08 to 15, bits 16 to 23, and bits 24 to 31 respectively of the signals <Mm>\_S\_WRDATA and GO\_RDDATA. Other associations between the bits of the signal <Mm>\_S\_BYTE and the bits of the signals <Mm>\_S\_WRDATA and GO\_RDDATA may serve to meet the design criterial of a particular implementation.

The signal <Mm>\_S\_WRDATA may be provided at the master interface 104 of the bus 100. The signal <Mm>\_S\_WRDATA may serve as a write data signal with Early timing. The master device 105 may present the signal <Mm>\_S\_WRDATA as part of the write data transfer from the master device 105 to the slave device 107. In a preferred embodiment, the signal <Mm>\_S\_WRDATA is generally a 32-bit wide word. Other widths may be used within the present invention to meet the design criteria of a particular implementation.

The signal GO\_RDDATA may be provided at the master interface 104 of the bus 100. The signal GO\_RDDATA may serve as a read data signal with Standard timing. The bus 100 may present the

00-315  
1496.00056

signal GO\_RDDATA as part of the read data transfer from the slave device 107 to the master device 105. In a preferred embodiment, the signal GO\_RDDATA may be implemented as a 32-bit wide word. Other widths may be used within the present invention to meet the design criteria of a particular implementation.

An output signal (e.g., GO\_WAIT) may be provided at the master interface 104 of the bus 100. The signal GO\_WAIT may serve as a bus wait signal with Standard timing. The bus 100 may present the signal GO\_WAIT in the logical low state during the leading edge of the clock cycle to indicate an end to one transaction and a simultaneous start to a next transaction. The bus 100 may present the signal GO\_WAIT in the logical high state during the leading edge of the clock cycle to indicate a continuation of the current transaction into a following clock cycle.

An optional input signal (e.g., <Mm>\_S\_BURSTREQ) may be provided at the master interface 104 of the bus 100. The signal <Mm>\_S\_BURSTREQ may serve as a burst request signal with Early timing. The master device 105 may present the signal <Mm>\_S\_BURSTREQ to specify a number of commands that will follow. The initial signal <Mm>\_S\_BURSTREQ generally provides a hint to the slave device 107 that a burst transaction is about to begin. The

00-315  
1496.00056

slave device 107 may use the hint to prefetch reads. The signal `<Mm>_S_BURSTREQ` is generally intended for use with read transactions. However, the signal `<Mm>_S_BURSTREQ` may be permitted with write transactions. A separate burst request should accompany every read/write command within the burst transaction. Each signal `<Mm>_S_BURSTREQ` generally indicates the number of commands remaining in the burst transaction.

An optional input signal (e.g., `<Mm>_S_NOADDR`) may be provided at the master interface 104 of the bus 100. The signal `<Mm>_S_NOADDR` may serve as a no-address signal with Early timing. The master device 105 may present the signal `<Mm>_S_NOADDR` to inhibit address decoding by the control logic 102 during a direct memory access (DMA) transaction. The signal `<Mm>_S_NOADDR` generally forces several output signals (e.g., `GO_S_SEL_<Sn>` and `GO_SEL_<Sn>`) to an inactive condition. Consequently, the master device 105 presenting the signal `<Mm>_S_NOADDR` in an asserted state may select the slave device 107 using another signal (e.g., `<Mm>_S_DMASEL_<Sn>`) instead of the signal `<Mm>_S_ADDR`.

A slave interface 106 may be provided on the bus 100 for communicating with the slave device 107. The slave interface 106 may be repeated "n" times to accommodate "n" slave devices 107a-n

00-315  
1496.00056

(only one shown). Signals presented by the slave device 107 to the bus 100 may be indicated by a "<Sn>" prefix, where "n" identifies a particular slave device 107n. Signals presented by the bus 100 to the slaves may be indicated by a "GO" prefix.

5           The slave interface 106 generally comprises an Early slave interface 106A and a Standard slave interface 106B. The Early slave interface 106A generally provides output signals with Early timing. The Early slave interface 106A may be used to support single clock cycle access to the slave device 107. For  
10 example, synchronous random access memories generally require address, write data and control signals to be valid before the leading edge of the clock cycle. The Standard slave interface 106B generally provides input and output signals with the Standard type timing. The bus 100 may generate some of the Standard signals  
15 presented to the slave device 107 by registering the Early signals presented to the slave device 107.

          The output signal GO\_S\_SEL\_<Sn> may be provided at the Early slave interface 106A of the bus 100. The signal GO\_S\_SEL\_<Sn> may serve as a select signal with Early timing. The  
20 bus 100 may present signal GO\_S\_SEL\_<Sn> based upon the signals <Mm>\_S\_ADDR and <Mm>\_S\_NOADDR of the master device 105 having bus

00-315  
1496.00056

mastership. The slave device 107 may receive one or more signals  
GO\_S\_SEL\_<Sn>. The bus 100 may present the signal GO\_S\_SEL\_<Sn> in  
the logical high state during the leading edge of the clock cycle  
to indicate that the slave device 107 has been selected. The bus  
5 100 may present the signal GO\_S\_SEL\_<Sn> in the logical low state  
during the leading edge of the clock cycle to indicate that the  
slave device 107 has not been selected.

An output signal (e.g., GO\_S\_READ) may be provided at the  
Early slave interface 106A of the bus 100. The signal GO\_S\_READ  
10 may serve as a read command signal with Early timing. The bus 100  
may present the signal <Mm>\_S\_READ from the master device 105  
having bus mastership as the signal GO\_S\_READ. The signal  
GO\_S\_READ need not be presented where the slave device 107 is a  
write-only type device.

15 An output signal (e.g., GO\_S\_WRITE) may be provided at  
the Early slave interface 106A of the bus 100. The signal  
GO\_S\_WRITE may serve as a write command signal with Early timing.  
The bus 100 may present the signal <Mm>\_S\_WRITE from the master  
device 105 having bus mastership as the signal GO\_S\_WRITE. The  
20 signal GO\_S\_WRITE need not be presented where the slave device 107  
is a read-only type device.

00-315  
1496.00056

An output signal (e.g., GO\_S\_ADDR) may be provided at the Early slave interface 106A of the bus 100. The signal GO\_S\_ADDR may serve as an address signal with Early timing. The bus 100 may present the signal <Mm>\_S\_ADDR from the master device 105 having bus mastership as the signal GO\_S\_ADDR.

An output signal (e.g., GO\_S\_BYTE) may be provided at the Early slave interface 106A of the bus 100. The signal GO\_S\_BYTE may serve as a byte select signal with Early timing. The bus 100 may present the signal <Mm>\_S\_BYTE from the master device 105 having bus mastership as the signal GO\_S\_BYTE.

An output signal (e.g., GO\_S\_WRDATA) may be provided at the Early slave interface 106A of the bus 100. The signal GO\_S\_WRDATA may serve as a write data signal with Early timing. The bus 100 may present the signal <Mm>\_S\_WRDATA from the master device 105 having bus mastership as the signal GO\_S\_WRDATA.

An output signal (e.g., GO\_S\_BURSTREQ) may be provided at the Early slave interface 106A of the bus 100. The signal GO\_S\_BURSTREQ may serve as a burst request signal with Early timing. The bus 100 may present the signal <Mm>\_S\_BURSTREQ from the master device 105 having bus mastership as the signal GO\_S\_BURSTREQ.

00-315

1496.00056

Several output signals (e.g., GO\_SEL\_<Sn>, GO\_READ, GO\_WRITE, GO\_ADDR, GO\_BYTE, GO\_WRDATA, and GO\_BURSTREQ) may be provided at the Standard slave interface 106B of the bus 100. The signals GO\_SEL\_<Sn>, GO\_READ, GO\_WRITE, GO\_ADDR, GO\_BYTE, GO\_WRDATA, and GO\_BURSTREQ may serve as a select, read command, write command, address, byte select, write data, and burst request signals respectively with Standard timing. The bus 100 may generate the signals GO\_SEL\_<Sn>, GO\_READ, GO\_WRITE, GO\_ADDR, GO\_BYTE, GO\_WRDATA, and GO\_BURSTREQ by registering the signals GO\_S\_SEL\_<Sn>, GO\_S\_READ, GO\_S\_WRITE, GO\_S\_ADDR, GO\_S\_BYTE, GO\_S\_WRDATA, and GO\_S\_BURSTREQ respectively.

An input signal (e.g., <Sn>\_RDDATA) may be provided at the Standard slave interface 106B of the bus 100. The signal <Sn>\_RDDATA may serve as a read data signal with Standard timing. In a preferred embodiment, the signal <Sn>\_RDDATA may be implemented as a 32-bit wide word. Other widths may be used within the present invention to meet the design criteria of a particular implementation.

An input signal (e.g., <Sn>\_WAIT) may be provided at the Standard slave interface 106B of the bus 100. The signal <Sn>\_WAIT may serve as a slave wait request signal with Standard timing. The

00-315  
1496.00056

slave device 107 may present the signal <Sn>\_WAIT in the logical high state when the slave device 107 is busy and cannot complete the current transaction. The slave device 107 may present the signal <Sn>\_WAIT in the logical low state when the slave device 107 is ready to complete to the current transaction. The slave device 107 should present the signal <Sn>\_WAIT in the proper state during each clock cycle.

Three optional signals (e.g., <Sn>\_DMAREQ\_<Mm>, <Mm>\_DMAACK\_<Sn>, and <Mm>\_S\_DMASEL\_<Sn>) may be provided between the master device 105 and the slave device 107 to support DMA transactions. The signals <Sn>\_DMAREQ\_<Mm>, <Mm>\_DMAACK\_<Sn>, and <Mm>\_S\_DMASEL\_<Sn> may be routed through or externally to the bus 100. FIG. 1 shows a preferred embodiment where the signal <Sn>\_DMAREQ\_<Mm>, <Mm>\_DMAACK\_<Sn>, and <Mm>\_S\_DMASEL\_<Sn> are routed external to the bus 100.

The signal <Sn>\_DMAREQ\_<Mm> may be presented by the slave device 107 to the master device 105. The signal <Sn>\_DMAREQ\_<Mm> may serve as a DMA request signal with Arbitration timing. The signals <Mm>\_DMAACK\_<Sn> and <Mm>\_S\_DMASEL\_<Sn> may be presented by the master device 105 to the slave device 107. The signal <Mm>\_DMAACK\_<Sn> may serve as a DMA acknowledge signal with Early



00-315

1496.00056

timing. The signal  $\langle Mm \rangle\_S\_DMASEL\_ \langle Sn \rangle$  may serve as a DMA select signal with Early timing.

The slave device 107 may present the signal  $\langle Sn \rangle\_DMAREQ\_ \langle Mm \rangle$  to request a DMA transfer. The master device 105 may present the signal  $\langle Mm \rangle\_DMAACK\_ \langle Sn \rangle$  to the slave device 107 to acknowledge the DMA request. The master device 105 may present the signal  $\langle Mm \rangle\_S\_DMASEL\_ \langle Sn \rangle$  to select the slave device 107 when the master device 105 performs a DMA transfer. The master device 105 may also assert the signal  $\langle Mm \rangle\_S\_NOADDR$ , described above, to inhibit address decoding by the bus 100 and force the signals  $GO\_S\_SEL\_ \langle Sn \rangle$  and  $GO\_SEL\_ \langle Sn \rangle$  to the inactive condition.

Referring to FIG. 2, a block diagram of an embodiment of a first portion 102A of the control logic 102 is shown. The first portion 102A generally comprises an arbitration logic 108, multiplexers 110, and an address decoder 112. The multiplexers 110 generally includes a command select multiplexer 110A and a write data select multiplexer 110B.

The arbitration logic 108 generally receives the signals  $\langle Mm \rangle\_REQ$  and the signals  $\langle Mm \rangle\_LOCK$  from the masters. The arbitration logic 108 may present the signals  $GO\_GRANT\_ \langle Mm \rangle$  to indicate which master device 105 has been granted bus mastership.

00-315

1496.00056

The signals GO\_GRANT\_<Mm> as a group generally comprise a signal (e.g., SELECT). The signal SELECT may serve as a selection signal received by the command select multiplexer 110A and the write data select multiplexer 110B.

5

The command select multiplexer 110A generally routes a selected set of signals from a selected master device 105 (having bus mastership) to the slave device 107. Selection is based upon the signal SELECT. Each set of signals may include, but is not limited to the signals <Mm>\_S\_NOADDR, <Mm>\_S\_ADDR, <Mm>\_S\_BYTE, <Mm>\_S\_READ, <Mm>\_S\_WRITE, and <Mm>\_S\_BURSTREQ. The command select multiplexer 110A may present the selected set of signals as the signals I\_S\_NOADDR, GO\_S\_ADDR, GO\_S\_BYTE, GO\_S\_READ, GO\_S\_WRITE, and GO\_S\_BURSTREQ respectively. The prefix "I" for the signal I\_S\_NOADDR generally indicates an internal signal.

10

15

The write data select multiplexer 110B generally routes a selected signal <Mm>\_S\_WRDATA from the selected master device 105 to the slave device 107. Selection is based upon the signal SELECT. The write data select multiplexer 110B may present the selected signal <Mm>\_S\_WRDATA as the signal GO\_S\_WRDATA.

20

The address decoder 112 may receive the signals GO\_S\_ADDR and I\_S\_NOADDR from the command select multiplexer 110A. The

00-315

1496.00056

address decoder 112 may present the signals GO\_S\_SEL\_<Sn> in response to the signals GO\_S\_ADDR and I\_S\_NOADDR. With the signal I\_S\_NOADDR in the deasserted state, the logical high or logical low state of the signals GO\_S\_SEL\_<Sn> is generally determined by decoding of the signal GO\_S\_ADDR. In general, only one of the signals GO\_S\_SEL\_<Sn> should have the logic high state at any given time. With the signal I\_S\_NOADDR in the asserted state, all of the signals GO\_S\_SEL\_<Sn> should be in the logical low state.

When the on-chip bus 100 is in communication with two or more master devices 105, the arbitration logic 108 may provide arbitration among the master devices 105a-m for bus mastership. When the bus 100 is in communication with only one master device 105, then the arbitration logic 108 and multiplexers 110 may not be required.

The address decoder 112 generally presents one or more signals GO\_S\_SEL\_<Sn> for each of the slave devices 107. The address decoder 112 may be implemented as wide logical AND gates with the appropriate inputs inverted. Other implementations of the address decoder 112 may be used within the present invention to meet the design criteria of a particular implementation.

00-315  
1496.00056

Referring to FIG. 3, a block diagram of an embodiment of a second portion 102B of the control logic 102 is shown. The second portion 102B generally comprises multiple registers 114 and multiple multiplexers 116. The multiple multiplexers 116 generally comprises a read data select multiplexer 116A and a wait select multiplexer 116B.

The multiple registers 114 generally receives a clock signal (e.g., SCLK) and the Early output signals that are presented at the Early slave interface 106A. The clock signal SCLK may serve as a system clock. The Early output signals include, but are not limited to the signals GO\_S\_SEL\_<Sn>, GO\_S\_ADDR, GO\_S\_BYTE, GO\_S\_READ, GO\_S\_WRITE, GO\_S\_BURSTREQ, and GO\_S\_WRDATA. The multiple registers 114 may present the Standard output signals at the Standard slave interface 106B. The Standard signals may include, but are not limited to the signals GO\_SEL\_<Sn>, GO\_ADDR, GO\_BYTE, GO\_READ, GO\_WRITE, GO\_WRDATA, and GO\_BURSTREQ.

The read data select multiplexer 116A may receive the signals <Sn>\_RDDATA at the Standard slave interface 106B from the slave devices 107a-n. The read data select multiplexer 116A may present the signal GO\_RDDATA at the master interface 104. The wait select multiplexer 116B may receive the signals <Sn>\_WAIT at the

00-315  
1496.00056

Standard slave interface 106B from the slave devices 107a-n. The wait select multiplexer 116B may present the signal GO\_WAIT at the master interface 104.

5 The read data select multiplexer 116A is generally operative to route a particular signal <Sw>\_RDDATA (where w may range from a to n) from among the signals <Sn>\_RDDATA of the slave devices 107a-n into the signal GO\_RDDATA. The particular signal <Sw>\_RDDATA may be selected based upon the signals GO\_SEL\_<Sn>. The read data select multiplexer 116A may be implemented as multiple logical AND functions followed by multiple logical OR functions. The AND functions may gate the various signals <Sn>\_RDDATA using the signals GO\_SEL\_<Sn> respectively. The OR functions may combine the gated signals <Sn>\_RDDATA to present the signal GO\_RDDATA. Other implementations of the read data select multiplexer 116A may be implemented to meet the design criteria of a particular implementation.

20 The wait select multiplexer 116B is generally operative to route a particular signal <Sw>\_WAIT (where w may range from a to n) from among the signals <Sn>\_WAIT of the slave devices 107a-n into the signal GO\_WAIT. The particular signal <Sw>\_WAIT may be selected based upon the signals GO\_SEL\_<Sn>. The wait select

00-315  
1496.00056

multiplexer 116B may be implemented as multiple logical AND functions followed by a logical OR function. The AND functions may gate the various signals <Sn>\_WAIT using the signals GO\_SEL\_<Sn> respectively. The OR function may combine the gated signals <Sn>\_WAIT to present the signal GO\_WAIT. Other implementations of the wait select multiplexer 116B may be implemented to meet the design criteria of a particular implementation.

Referring to FIG. 4, a block diagram of a portion of an alternative embodiment of the control logic 102 is shown. Here, multiple registers 1114 may be disposed between the command select multiplexer 110A and an address decoder 1112. In particular, the multiple registers 1114 may receive and buffer the signals GO\_S\_ADDR and I\_S\_NOADDR. The multiple registers 1114 may present the buffered signals GO\_S\_ADDR and I\_S\_NOADDR as the signal GO\_ADDR and another signal (e.g., I\_NOADDR) respectively. The prefix "I" of the signal I\_NOADDR generally indicates an internal signal. The address decoder 1112 may operate the same as the address decoder 112 from FIG. 2 but use Standard input signals.

Referring to FIG. 5, a timing diagram of an arbitration cycle 120 is shown. One or more master devices 105a-m may request bus mastership basically simultaneously. To request bus

00-315  
1496.00056

mastership, a master device 105 may present the signal  $\langle Mm \rangle\_REQ$  in the logical high state (e.g., time 122). The arbitration logic 108 generally selects a particular master device 105x (where x may range from a to m) for bus mastership by presenting the signal  
5  $GO\_GRANT\_ \langle Mx \rangle$  in the logical high state. A transition of the signal  $GO\_GRANT\_ \langle Mx \rangle$  is generally delayed by the arbitration logic 108 until a time (e.g., time 124) after the time 122. The particular master device 105x may lock the bus mastership by presenting the signal  $\langle Mx \rangle\_LOCK$  in the logical high state at  
10 approximately time 122. Locking the bus mastership may halt any further arbitration.

Approximately simultaneously with requesting bus mastership, the particular master device 105x may present a signal (e.g., MASTER COMMAND) in the appropriate logical states in  
15 anticipation of being granted bus mastership. The signal MASTER COMMAND generally comprises the signals  $\langle Mm \rangle\_S\_READ$ ,  $\langle Mm \rangle\_S\_WRITE$ ,  $\langle Mm \rangle\_S\_ADDR$ ,  $\langle Mm \rangle\_S\_BYTE$ ,  $\langle Mm \rangle\_S\_BURSTREQ$ , and  $\langle Mm \rangle\_S\_NOADDR$ .

After granting bus mastership, the control logic 102 generally presents the signal MASTER COMMAND to the slave devices  
20 107a-n in the form of a signal (e.g., EARLY SLAVE COMMAND). The signal EARLY SLAVE COMMAND generally comprises the signals

00-315  
1496.00056

GO\_S\_READ, GO\_S\_WRITE, GO\_S\_ADDR, GO\_S\_BYTE, and GO\_S\_BURSTREQ.

The signal EARLY SLAVE COMMAND is generally delayed from the signal MASTER COMMAND by the command select multiplexer 110A until a time (e.g., time 126) after time 124.

5           After granting bus mastership, the circuit 102 generally selects the signal GO\_S\_ADDR received from the particular master device 105x. The signal GO\_S\_ADDR may be presented to the address decoder 112 starting at the time 126. After a propagation delay through the address decoder 112, the signals GO\_S\_SEL\_<Sn> may be  
10 presented to the slave devices 107a-n at a later time (e.g., time 128).

15           Upon a leading edge (e.g., edge 130) of the clock signal SCLK following the arbitration cycle 120, the multiple registers 114 store or register the signal EARLY SLAVE COMMAND. After a delay period, the multiple registers 114 generally present a signal (e.g., SLAVE COMMAND) to the slave devices 107a-n at a time (e.g., time 132) after the leading edge 130 of the clock signal SCLK. The signal SLAVE COMMAND generally comprises the signals GO\_READ, GO\_WRITE, GO\_ADDR, GO\_BYTE, and GO\_BURSTREQ.

20           The control logic 102 generally presents the signals GO\_SEL\_<Sn> at a time (e.g., time 134) after the leading edge 130



00-315  
1496.00056

of the clock signal SCLK. The signals GO\_SEL\_<Sn> may be delayed from the time 130 due to a propagation delay of the multiple registers 114 in the embodiment shown in FIG. 3. The signals GO\_SEL\_<Sn> may be delayed from the time 130 due to a propagation delay of the multiple registers 1114 and the address decoder 1112 in the embodiment shown in FIG. 4.

The signal GO\_WAIT generally should be in the logical low state proximate the leading edge 130 of the clock signal SCLK. The signal GO\_WAIT in the logical low state during the leading edge 130 generally indicates an end to the arbitration cycle 120 and the start of a next cycle (e.g., data transfer 136). If the signal GO\_WAIT is in the logical high state during the leading edge 130, then the arbitration cycle 120 may be continued into the next cycle of the clock signal SCLK.

Referring to FIG. 6, a timing diagram of a read data transfer type transaction with no wait cycles is shown. The signals GO\_READ, GO\_WRITE, GO\_BYTE, and GO\_ADDR may be presented to the slave devices 107a-n at a time (e.g., time 138) after a leading edge (e.g., edge 140) of the clock signal SCLK. After the propagation delay through the address decoder 1112, the signals

00-315  
1496.00056

GO\_SEL\_<Sn> may be presented to the slave devices 107a-n at a later time (e.g., time 141)

At another time (e.g., time 142) a particular slave device 107y (where y may range from a to n) may respond to the read transaction. The particular slave device 107y may present the requested data in the signal <Sy>\_RDDATA at time 142. The read data select multiplexer 116A may present the requested data in the signal GO\_RDDATA. The signal GO\_RDDATA may be delayed until a time (e.g., time 144) after the signal <Sy>\_RDDATA becomes valid at time 142 due to a propagation delay through the read data select multiplexer 116A.

Before the next leading edge (e.g., edge 146) of the clock signal SCLK, the particular slave device 107y may present the signal <Sy>\_WAIT in the logical low state. The signal <Sy>\_WAIT in the logical low state during the next leading edge 146 generally indicates an end to the read data transfer and the start of the next transaction. The master device 105 may thus accept the requested data in the signal GO\_RDDATA at the next leading edge 146 of the clock signal SCLK.

Referring again to FIG. 5, where the slave devices 107a-n support the Early slave interface 106A, the timing diagram may be

00-315  
1496.00056

modified. The slave devices 107a-n may receive the signal EARLY SLAVE COMMAND at the leading edge 130. The particular slave device 107y may then present the requested data to the bus 100 within the data transfer cycle 136 for a no-wait cycle transaction.

5 Referring to FIG. 7, a timing diagram of a read data transfer type transaction having one wait cycle is shown. As before, the signals GO\_READ, GO\_WRITE, GO\_BYTE, and GO\_ADDR may become valid at a time (e.g., time 148) after a leading edge (e.g., edge 150) of the clock signal SCLK. The signals GO\_SEL\_<Sn> may become valid at another time (e.g., time 149). Here, the particular slave device 107y responding to the read transaction may be unable to transition the signal <Sy>\_RDDATA to present the requested data within one cycle of the clock signal SCLK from the leading edge 150. The particular slave device 107y may present the signal <Sy>\_WAIT in the logical high state before a next leading edge (e.g., edge 152) of the clock signal SCLK. The signal <Sy>\_WAIT in the logical high state generally causes the signal GO\_WAIT to transition to the logical high state, as shown at a time (e.g., time 154).

20 The signal GO\_WAIT in the logical high state at the leading edge 152 generally informs the master device 105 that the

00-315  
1496.00056

read data transfer may continue into a next cycle of the clock signal SCLK. The master device 105 may respond to the signal GO\_WAIT being in the logical high state by ignoring the signal GO\_RDDATA at the leading edge 152.

5           The particular slave device 107y may present the requested data in the signal <Sy>\_RDDATA at a time (e.g., time 156) after the leading edge 152. The read data select multiplexer 116A may present the requested data in the signal GO\_RDDATA at a time (e.g., time 158) after the signal <Sy>\_RDDATA becomes valid at time 156. The master device 105 may accept the requested data in the signal GO\_RDDATA at another leading edge (e.g., edge 160) of the clock signal SCLK with the signal GO\_WAIT in the logical low state.

10           Referring to FIG. 8, a timing diagram for a write data transfer type transaction with no wait cycles is shown. The signals GO\_READ, GO\_WRITE, GO\_WRDATA, GO\_BYTE, and GO\_ADDR may be presented to the slave devices 107a-n at a time (e.g., time 162) after a leading edge (e.g., edge 164) of the clock signal SCLK. The signals GO\_SEL\_<Sn> may be presented at a later time (e.g., time 165).

15           At another time (e.g., time 166) the particular slave device 107y responding to the write transaction may present the

00-315  
1496.00056

signal <Sy>\_WAIT in the logical low state to indicate a readiness to receive the signal GO\_WRDATA. At a next leading edge (e.g., edge 168) of the clock signal SCLK, the particular slave device 107y may accept the requested data in the signal GO\_WRDATA. The signal GO\_WAIT is generally in the logical low state at the leading edge 168 to indicate an end to the write data transfer.

An advantage of the present invention may be the ability to complete the read data transfers and the write data transfers in a single cycle of the clock signal SCLK. The single cycle transaction capability generally allows the present invention to duplicate burst-type data transfers without a need for special burst protocols. Several single cycle data transfers performed back-to-back may provide the same throughput on the bus 100 as a burst-type data transfer of similar length.

Referring to FIG. 9, a timing diagram of a write data transfer type transaction having one wait cycle is shown. As before, the signals GO\_READ, GO\_WRITE, GO\_WRDATA, GO\_BYTE, and GO\_ADDR may become valid at a time (e.g., time 170) after a leading edge (e.g., edge 172) of the clock signal SCLK. The signals GO\_SEL\_<Sn> may become valid at a later time (e.g., time 173).

00-315  
1496.00056

The particular slave device 107y responding to the write transaction may be unable to accept the requested data in the signal GO\_WRDATA within one cycle of the clock signal SCLK from the leading edge 172. The particular slave device 107y may present the signal <Sy>\_WAIT in the logical high state before a next leading edge (e.g., edge 174) of the clock signal SCLK. The signal <Sy>\_WAIT in the logical high state generally causes the signal GO\_WAIT to transition to the logical high state, as shown at a time (e.g., time 176).

The signal GO\_WAIT in the logical high state at the leading edge 174 generally informs the master device 105 that the write transaction may continue into a next cycle of the clock signal SCLK. The master device 105 may respond to the signal GO\_WAIT being in the logical high state by maintaining the signal GO\_WRDATA after the leading edge 174.

The particular slave device 107y may become ready to accept the requested data in the signal GO\_WRDATA after the leading edge 174. When the particular slave device 107y is ready, the particular slave device 107y generally presents the signal <Sy>\_WAIT in the logical low state. A transition of the signal <Sy>\_WAIT to the logical low state may cause the signal GO\_WAIT to

00-315  
1496.00056

transition to the logical low state a short time (e.g., time 178) later. The particular slave device 107y may accept the requested data in the signal GO\_WRDATA at a next leading edge (e.g., edge 180) of the clock signal SCLK with the signal GO\_WAIT in the logical low state. The leading edge 180 with the signal GO\_WAIT in the logical low state generally indicates an end to the write transaction.

Referring back FIG. 5, where the slave devices 107a-n supports the Early slave interface 106A, the timing diagram may be modified. The slave devices 107a-n may receive the signal EARLY SLAVE COMMAND and the signal GO\_S\_WRDATA at the leading edge 130. The particular slave device 107y may then store the write data in the signal GO\_S\_WRDATA responsive to the leading edge 130.

Referring to FIG. 10, a timing diagram of a non-transaction cycle is shown. A combination of the signal GO\_READ in the logical low state and the signal GO\_WRITE in the logical low state generally informs the slave devices 107a-n that there is no transaction to be performed during the cycle of the clock signal SCLK beginning at a leading edge 182. The signal GO\_WAIT in the logical low state at a next leading edge 184

00-315  
1496.00056

generally informs the slave devices 107a-n that the non-transaction cycle has ended and a subsequent cycle may be starting.

Referring to FIG. 11, a timing diagram of a burst read transaction is shown. During an arbitration cycle (e.g., Arb 1, cycle 186) the control logic 102 may present the signal GO\_S\_BURSTREQ with a burst number N (e.g., 15) of cycles required to complete the burst read transaction. Generally, the burst number N plus one (e.g., N+1) cycles are required for an entire burst transaction.

During the next cycle (e.g., cycle 188) the control logic 102 may present the signal GO\_BURSTREQ and the signal GO\_READ. At the end of the next cycle 188, the signal GO\_WAIT may be asserted in the logical high state. The signal GO\_WAIT in the logical high state generally informs the master device 105 that the transaction must continue into the next cycle.

After a potential read latency, the particular slave device 107y may present a first portion of requested data during a subsequent cycle (e.g., cycle 190) as indicated by the signal GO\_WAIT in the logical low state. During the subsequent cycle 190, the master device 105 may be required to maintain bus mastership through a second arbitration (e.g., Arb 2).



00-315  
1496.00056

Having completed a first read in the burst read transaction, the signal GO\_S\_BURSTREQ may be presented with the number N decremented (e.g., 14) in the subsequent cycle 190 while the signal GO\_BURSTREQ may be maintained with the current number (e.g., 15). During each following cycle (e.g., cycles 192, 194, and 196) another portion of requested data is generally presented to the master device 105 and the number within the signals GO\_S\_BURSTREQ and GO\_BURSTREQ are decremented.

Referring to FIG. 12, a timing diagram of a four-cycle lock transaction is shown. It is possible that the master device 105 may lose bus mastership in the middle of a burst transaction. To guarantee bus mastership during an entire burst transaction, the master device 105 may lock bus mastership.

During an arbitration cycle, a particular master device 105x generally asserts the signal <Mx>\_REQ to request bus mastership at a time (e.g., time 198). The arbitration logic 108 may grant bus mastership to the particular master device 105x by presenting the signal GO\_GRANT\_<Mx> in the logical high state at a later time (e.g., time 200) than time 198. The particular master device 105x may then present the signal <Mx>\_LOCK in the logical

00-315

1496.00056

high state at a time (e.g., time 202) to prevent any further arbitration.

The particular master device 105x may present the signal <Mx>\_LOCK in the logical high state during one or more cycles (e.g., cycles 204 through 206). When the particular master device 105x has completed the burst transaction, the signal <Mx>\_LOCK and the signal <Mx>\_REQ may be presented in the logical low state at a time (e.g., time 208). The arbitration logic 108 may respond to the signals <Mx>\_REQ and <Mx>\_LOCK in the logical low state by presenting the signal GO\_GRANT\_<Mx> in the logical low state.

Referring to FIG. 13, a timing diagram of a DMA request with an immediate acknowledge is shown. The DMA request is generally initiated by the signal <Sn>\_DMAREQ\_<Mm> being presented in the logical high state at a time (e.g., time 210). Within the same cycle (e.g., cycle 212) as time 210, the signal <Mm>\_DMAACK\_<Sn> may be presented in the logical high state to acknowledge the DMA request. The signal <Mm>\_DMAACK\_<Sn> generally transitions to the logical high state at a time (e.g., time 214) later than time 210. In one or more subsequent cycles (e.g., cycle 216) the signal <Sn>\_DMAREQ\_<Mm> may be presented in the logical low state to end the DMA request. The signal <Mm>\_DMAACK\_<Sn> may

00-315

1496.00056

then transition to the logical low state after the signal  
<Sn>\_DMAREQ\_<Mm> transitions to the logical low state.

Referring to FIG. 14, a timing diagram of a DMA request  
with a delayed acknowledge is shown. Here, the signal  
<Mm>\_DMAACK\_<Sn> does not transition to the logical high state in  
the same cycle (e.g., cycle 218) as the signal <Sn>\_DMAREQ\_<Mm>.  
Instead, the signal <Mm>\_DMAACK\_<Sn> may transition to the logical  
high state at a time (e.g., time 220) during a next cycle (e.g.,  
cycle 222) after the cycle 218. In general, the particular slave  
device 107y may present the signal <Sy>\_DMAREQ\_<Mx> in the logical  
high state for many cycles of the signal SCLK until the desired  
master device 105x acknowledges with the signal <Mx>\_DMAACK\_<Sy>,  
or the particular slave device 107y abandons the DMA request.

Referring to FIG. 15, a timing diagram of a DMA write  
transaction is shown. The DMA write transaction generally involves  
the master 105 reading from the slave device 107 and then writing  
to a memory (not shown). A DMA read transaction generally involves  
the master 105 reading from the memory and then writing to the  
slave device 107.

The DMA write transaction may begin during an arbitration  
cycle (e.g., cycle 224). During the arbitration cycle 224, the

00-315  
1496.00056

signal GO\_S\_READ may be presented in the logical high state. The signal GO\_S\_READ in the logical high state generally indicates a read transaction from the slave device 107. During the arbitration cycle 224, the signals <Mm>\_S\_NOADDR and <Mm>\_S\_DMASEL\_<Sn> may be presented in the logical high state. The signal <Mm>\_S\_NOADDR in the logical high state generally inhibit addressing of the slave device 107 through the signals GO\_S\_SEL\_<Sn> and GO\_SEL\_<Sn>. The signal <Mm>\_S\_DMASEL\_<Sn> in the logical high state generally selects the slave device 107 participating in the DMA write transaction.

During a data cycle (e.g., cycle 226), the signal GO\_READ may be presented in the logical high state. The signal GO\_READ in the logical high state generally informs the slave device 107 of the read transaction. The slave device 107 may respond during the data cycle 226 resulting in requested data being presented to the master device 105 in the signal GO\_RDDATA with the signal GO\_WAIT in the logical low state. The DMA write transaction is complete from the bus 100 point of view at the end of the data transfer cycle 226. Variations for the DMA write transaction with wait cycles and the DMA read transactions with/without wait cycles are

00-315  
1496.00056

similar to the read and write transactions disclosed in FIGS. 5-9 and FIG. 15.

The various signals of the present invention are generally in the logical high state (e.g., "on", asserted, or digital 1) or the logical low state (e.g., "off", deasserted, or digital 0). However, the particular polarities of the logical high state and logical low state of the signals may be adjusted (e.g., reversed) accordingly to meet the design criteria of a particular implementation. The present invention may also be implemented by the preparation of ASICs, FPGAs, or by interconnecting an appropriate network of conventional component circuits, as is described herein, modifications of which will be readily apparent to those skilled in the art(s).

As used herein, the term "simultaneously" is meant to describe events that share some common time period but the term is not meant to be limited to events that begin at the same point in time, end at the same point in time, or have the same duration.

While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes

1496.00056

[illegible]